VHDL implementation of a Novel Low Power Squaring Circuit Using YTVY Algorithm of Vedic Mathematics
Squaring plays an important role in VLSI signal processing applications. The multiplier piece is used to square of a number in much complex multiplication. For carrying out the large hardware circuit, the multiplier unit is most efficient and time consuming. In multiplier unit, the squaring operation is unique case. A exclusive and proper squaring circuit can be a remarkable upgrade the computation time and in the power reduction to a large extend. Ingeneral, the squaring circuits use very fast multiplier. A innovative idea of a squaring circuit without using multiplier is suggested in this paper. In this paper, we have implemented a novel algorithm Yavadunam Tavadunikrtya Vargarica Yojayet (YTVY) of ancient vedic mathematics for the squaring operation circuit. The main advantage of this paper is that no multiplier is used for the squaring circuit. The circuit is designed with the help of VHDLlanguages and synthesized in Xilinx ISE Design Suite 14.1.Keywords: Squaring Circuit, VLSI Signal Processing,YTVY Sutra, Vedic Mathematics,FPGA,VHDL
2. SibaKu. Panda, R.Das et.al â€œVLSI implementation of Vedic Multiplier using Urdhva-Tiryakbhyam sutra in VHDL environment: A Noveltyâ€, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Volume 5, Issue 1, Ver. III (Jan - Feb. 2015), PP 17-24.
3. K.sethi & R.panda â€œ An improved squaring circuit for binary numbersâ€, International Journal of Advanced Computer Science and Applications, page111â€“116 , 2012
4. Taek-Jun Kwon, Jeff Sondeen, Jeffrey Draper, â€œFloating-Point Division and Square Root using a Taylor-Series Expansion Algorithmâ€, Proceedings of the 50th IEEE International Midwest Symposium on Circuits and Systems, August 2007, pp. 305 - 308.
5. Swami BharatiKrisna Tirtha, â€œVedic Mathematics,â€ Motilal Banarsidass Publishers, Delhi, 1965.
6. B. Parhami, â€œComputer Arithmetic Algorithms and Hardware Architectures,â€ 2nd ed, Oxford University Press, New York, 2010
7. Srikanth G, NasamSai Kumarâ€ Design of High speed Low Power Reversible Vedic multiplier and Reversible Dividerâ€ IJERAISSN : 2248-9622, Vol. 4, Issue 9( Version 5), September 2014)
8. P.D. Chidgupkar, and M.T. Karad, â€œThe Implementation of Vedic Algorithms in Digital Signal Processing,â€ Global Journal of Engng. Educ., vol.8 , pp.153-158, 2004
9. Prabha S., Kasliwal, B.P. Patil and D.K. Gautam, â€œPerformance Evaluation of Squaring Operation by Vedic Mathematicsâ€, IETE Journal of Research, vol.57, Issue 1, Jan-Feb 2011
10. V.A. Pedroni, â€œCircuit Design with VHDL,â€ 2008
11. Xilinx ISE User Manualâ€™, Xilinx Inc, USA, 2007