V. Yamuna , P. Meenakshi Vidya , S. Sudha 2017. Design of Power Efficient Double Edge Triggered DLL Clock Generator. International Journal of Emerging Trends in Science and Technology. 4, 06 (Jun. 2017), 5257–5260.