V. Yamuna , P. Meenakshi Vidya , S. Sudha, “Design of Power Efficient Double Edge Triggered DLL Clock Generator”, ijetst, vol. 4, no. 06, pp. 5257–5260, Jun. 2017.