Risc Processor Using VHDL

Reduced Instruction Set Computer (RISC) is become a design theory that has accepted in engineering applications. Optimizing the gate capacity and performance of FPGA kit. This devices provides complex logic systems to be performed and implemented on  a  single device. So the main aim of this project is to design, study and implement an 8-bit Reduced Instruction Set Computer processor using XILINX Spartan 3E tool. The elevate feature of Spartan-3E reduces the cost per logic cell designed. The prominent feature of the RISC processor is that this processor is very simple. RISC processor support load/store architecture (Von Neumann). The main components of processor include the Arithmetic Logic Unit, Control unit, Shifter, and Rotator